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System overall structure.
The overall video monitoring system structure is illustrated in Fig.1 . The CVBS signal of the format of PAL is inputted and the four-channel independent RGB （5：6：5）signals are decoded by four SAA7111A
chips. The four-channel videos are processed by FPGA.
FPGA composes the four-channel videos and writes them in one buffer if the four-channel videos are required to display at the same time. When the single-channel video is required to display, FPGA gates corresponding video to the buffer. As the video acquisition and display both need strict clock synchronization, the strategy of two SRAM ping-pang cache structure is adopted by FPGA to realize the function of outputting the video on LCD continuously.
The LCD resolution is 640×480 in the system. The system both needs the function of display four-channel videos with the resolution of 320×240 and single-channel video with the resolution of 640×480 that controlled by external interrupt signal. Thus, two 512K×16bit SRAM are selected as buffers. Then, the logical elements and I/O pins should be sufficient for the system need when it is designed.
II. THE OVERALL MODULE DESIGN OF THE VIDEO MONITOR SYSTEM
The common input methods of the FPGA design include schematic circuit diagram and hardware description language. The HDL method abides by the principle of up-to-down design and has the advantages of modular form and multiplexing, so it is easy to transplant.
VHDL and Verilog HDL are the most used hardware description language at present. The Verilog HDL is adopted in the paper.
As illustrated in Fig.2 , the process of the video monitoring is divided to the three modules which are fpga_sample_display, write_sram and read_sram.
( The acquisition and display of the four-channel videos are paralleling executed, so the ping-pang cache strategy is adopted [3] . FPGA generates all kinds of time sequences and refreshes data to LCD continually. The circuit of Fig.3 is able to fulfill the parallel operation [4] . The multi situations may be appeared illustrated in that one field data can meets the demands of the system.
As illustrated in Fig.3 , a complete field data between any two sequential fields can be found at the stage of writing one SRAM. Field-selected algorithm is responsible for selecting the complete field and writing it in SRAM [9] . The whole field-selected synchronous algorithm is shown as Fig.6 . SRAM is required to be written. In one frame time, pixel_count is cleared only once and a complete field data is always able to be found, so pixel_count can always reaches 864×287 in the period of a frame time. In sum, the synchronized four-channel videos with the resolution of 320×240 can be acquired in one frame time at any circumstance.
An ideal Reset should be generated a transitory negative pulse just when a new frame is coming, and its period should last a frame time as Fig.3 . FPGA utilizes the signal Reset as frame synchronization signal and initializes the SRAM while "Reset=0" and writes the SRAM while "Reset=1". In this way, SRAM1
write-module works in the odd frame and SRAM2
write-module works in the even frame. SRAM1 and SRAM2 are able to use one write-module with time-division multiplexing. Owing to sharing one write-module, FPGA saves 3814 logical elements accounting for abundant LE of FPGA.
C. the generation of time sequences of TFT-LCD in the module of read_sram
As illustrated in Fig.7 , the video can display correctly only when the horizontal synchronization signal lcd_hsync, the vertical synchronization signal lcd_vsync, the pixel clock lcd_clk and the enabled signal lcd_enable are accurately generated. The region of the LCD is divided into several parts and only the data that corresponds with valid_pixel area can display on LCD.
When the signals lcd_hsync and lcd_vsync are at the low period, the enabled signal lcd_enable is valid and the data can be outputted. When the signals lcd_hsync and lcd_vsync are at the blanking period, the enabled signal is disabled and the output data is permitted. The diagrammatic sketch of LCD display
Because the time sequence is complicated and highly precise, the finite state machine is used to generate the following sequences illustrated in Fig.8 . The generation of the signal lcd_vsync is illustrated in Fig.8 [10] . In this process, four states S0, S1, S2 and S3 are necessary. The Fig.9 shows the transition of the four states. 
